Abstract-This paper presents a spike time event coding scheme for transmission of analog signals between configurable analog blocks (CABs) in a programmable analog array. The analog signals from CABs are encoded as spike time instants dependent upon input signal activity and are transmitted asynchronously by employing the address event representation protocol (AER), a widely used communication protocol in neuromorphic systems. Power dissipation is dependent upon input signal activity and no spike events are generated when the input signal is constant. Computation is intrinsic to the spike event coding scheme and is performed without additional hardware. The ability of the communication scheme to perform computation will enhance the computation power of the programmable analog array. The design methodology and analog circuit design of the scheme are presented. Test results from prototype chips implemented using a 3.3-V, 0.35-m CMOS technology are presented.
I. INTRODUCTION
A FIELD programmable analog array (FPAA) consists of several configurable analog blocks (CABs) that are programmed to perform analog computation and signal processing functions [1] - [9] . An important design problem in an FPAA is the communication of analog signals between CABs. Previous implementations of FPAAs used crossbars or switch matrices [3] , [4] . These approaches suffer from signal distortion due to voltage drops, parasitic capacitances along the wires and switches, and through signal interference [4] . Some of these issues can be reduced using floating gate technology [7] or by limiting the communication range to neighboring CABs [8] , for instance.
In an alternative approach [9] , pulse-width modulated signals were used for transmitting analog information in the array. However, this approach requires a global clock signal to synchronize the transmission leading to greater power consumption and issues such as clock skew, noise, metastablity, and high levels of electromagnetic interference (EMI) compared to asynchronous systems [10] .
Recently, event driven signal processing techniques based upon signal dependent sampling strategies has received increasing research interest [11] - [13] . A motivation for this type of study is drawn from biology where the brain processes signals in the analog domain and transmits them as time events [14] . In event-driven sampling schemes, the intersampling intervals are quantized instead of the signal amplitude and an event is triggered whenever the input signal crosses prespecified levels along the amplitude domain [15] . In [16] , signal recovery from time encoded signals has been demonstrated and this method has been extended to recover information from spiking neurons [17] .
In this paper we present a spike event coding scheme for transmitting analog signals between CABs in a programmable analog array. In this scheme analog signals are encoded as spike timed events and are transmitted between CABs using the address event representation (AER) protocol [18] . There are many benefits in using an event-based coding scheme. First, event coding transmits signals as asynchronous, essentially digital spikes triggered by input signal activity. This reduces power consumption and results in better resource utilization when signal activity is low or static. Second, in contrast to synchronous signal processing, event-based processing benefits from immunity to metastable behavior, low crosstalk, and freedom from clock skew. Third, event-based processing transmits signals as digital spikes and hence are easy to route, not only between CABs but also between multiple chips allowing greater scalability.
In general, programmable analog arrays perform computations using programmed configurable analog blocks, while the role of the communication interconnect is to route signals between programmed analog blocks. However, the computation power of a programmable array can be enhanced if the communication channel can perform computation without additional overheads, as performed by the spike event communication scheme presented here.
This communication scheme allows a set of fundamental arithmetic operations to be performed, for example gain, negation, and summation. These fundamental operations are performed simply by programming parameters of the communication channel. More complex operations can be implemented either by programming the channel and/or by programming the CABs. The computation capability of this communication scheme can enhance the computing power of the programmable array without using additional hardware.
The paper is organized as follows. The architecture is described in Section II. In Section III, the spike event coding scheme is introduced and the design methodology is explained. The computation properties of the communication scheme are introduced in Section IV. The circuit design and analog VLSI implementation of the spike event coding scheme are presented in Section V and Section VI contains experimental test results from a prototype chip. Section VII contain a discussion of the method and conclusions.
II. ARCHITECTURE DESCRIPTION
In the proposed architecture shown in Fig. 1(a) , CABs are interconnected using an asynchronous spike event communication scheme [19] . The communication scheme consists of spike event coders and decoders to interface each CAB to an asynchronous digital channel as shown in Fig. 1(b) . For each transmission, the spike event coder of the transmitter CAB encodes the analog signals into asynchronous discrete amplitude signals (spike events) which are then delivered to receiver(s) CAB(s), where the decoder(s) convert the signal back to analog representation.
The transmission of these spike events is implemented using a digital bus instead of analog interconnections. Because events are asynchronous, the address event representation (AER) protocol [18] -widely used in neuromophic designs-is an appropriate choice. The asynchronous nature of the AER protocol preserves the information conveyed in the time difference between events. It can also handle possible collisions of simultaneous spikes.
III. SPIKE EVENT CODING SCHEME
The spike event coding scheme is shown in Fig. 2(a) . This scheme is based on asynchronous delta modulation [20] and schemes that use the principle of irregular sampling as in [11] , [13] and [15] , where it was used to implement asynchronous A/D converters.
The spike event coder operates by generating a signal similar to the input signal. In other words, a feedback signal is forced to track the input signal by bounding the error between them: (1) where is the coder output. In this paper, this output is represented either by positive or negative pulses with a short and fixed duration (spikes). These spikes are produced by the spike generator and transmitted both to the communication channel and to the input of the feedback integrator (INTC).
Each positive or negative spike results in an incremental or decremental change (tracking step) at the output of the feedback integrator: (2) where is the number of previous positive (negative) spikes since as shown in Fig. 2(b) .
On the receiver side, the analog output is given by (3) with the decoder low-pass filter (LPF) removing high-frequency harmonics and averaging the signal , which is the result of integrating the incoming spikes . Considering an ideal channel, i.e., , the spikes are also transmitted to the decoder integrator INTD of the receiver CAB. The gain of this integrator may be the same as the coder feedback integrator (INTC) . Therefore, is
Therefore, the maximum difference between the decoder output and coder input is , which is defined by the specification of the system resolution: (5) where is the input dynamic range and is the desired resolution in bits.
In an AER system, one of the most important parameter is the output spike frequency. For the chosen coder, the output spike frequency is a function of the magnitude of the input derivative (6) From (6), we see that this event coding scheme presents no output activity when the input signal is constant and does not exhibit self-oscillatory behavior as in [10] , [20] . This characteristic is beneficial in a programmable analog framework where significant number of slow or non-active signals, like bias signals may be present.
Next, we discuss the design process of the spike event coder and decoder.
A. Design
The first step in the design of the event coder is to design the comparators of Fig. 2(a) , i.e., the threshold limits and , as shown in Fig. 3(a) . The difference between the comparators thresholds , as shown in Fig. 3 (b), define the tracking step .
Ideally, . However, due to process mismatches, comparators offsets and may vary from the designed value [21] . Hence, the actual is bounded by (7) where . and are the standard deviations of the comparator offsets and , respectively. Therefore, the comparators thresholds difference is designed to meet the specification (8) The design of the integrator gain (and ) is also based on the tracking step (9) where is the width of the pulses from the spike generator block. This parameter is designed according to the input signal and the AER system characteristics.
In order to reduce the overload of the communication channel, this implementation of the spike generator sets a minimum period for the interval between two successive output spikes. This "refractory period" is given by . Setting the period as a multiple of the spike "width" and using the specification of the maximum derivative of the input, the spike width is determined (10) The definition of also provides an estimative about the limitations of the input signal. For instance, from (10), the frequency of an input sine wave is:
In other words, once the system parameters are defined, the maximum input frequency is inversely proportional to the signal amplitude. Whenever the input frequency is greater than the value defined by (11) , the system will present slope overload. The slope overload refers to the maximum rate that the coder can update the feedback signal . Finally, the pole of the decoder first-order low-pass filter (LPF) is a key design parameter as it improves the resolution by attenuating the undesirable out of band high-frequency harmonics generated during the decoding process. Ideally, the filter should provide total rejection of out of band harmonics with zero in-band attenuation. However, the practical implementation of this characteristic is unrealizable. The actual design of the filter is a tradeoff between the amount of harmonic reduction and distortion caused by phase shift of each component frequency. In practice, the cutoff frequency of the low-pass filter is designed to be greater than or equal to the input signal bandwidth.
The filter is also a key factor for the delay between the coder input and the decoder output . By choosing the pole to be , for instance, the filter imposes a 45 phase shift from the signal . When applying low-frequency input signals, the delay due to phase shift is greater than delays due to the modulator loop, , and AER arbitration process. For instance, the conversion of a tone signal kHz using 8-bit resolution imposes ns s (45 phase shift). 
IV. ARITHMETIC OPERATIONS
The spike event coding scheme allows not only communication between CABs, but it is also capable of performing computation without additional hardware. Arithmetic operations are performed by configuring a combination of decoder and/or channel routing parameters. Fig. 4 illustrates the basic concept. This intrinsic computation capability allows a simpler implementation than other pulse-based approaches, for example [22] .
In this section, we show a basic set of computations performed by this scheme and, for each of these operations, we show snapshots of chip results. From this set of basic computations more complex functions can be implemented. The following results were obtained for a 4-bit resolution design. The output waveforms shown correspond to the decoder filter input . The details of the chip implementation are shown in Section V.
A. Gain
A common operation in any analog processing is to amplify a signal, i.e., provide a gain to the signal (12) The gain may increase (amplification) or decrease (attenuation) the amplitude of the signal. Both gain types are possible using the proposed architecture.
The expression in (2) is valid for both coder and decoder blocks. However, if coder and decoder are designed to present different tracking steps , then the decoder output will be proportional but not equal to the coder input. This gain is given by the ratio of both tracking steps amplitudes (13) Fig. 5 shows chip result for an amplification of a sine wave by a factor of 2. 
B. Negation
A second fundamental operation on analog signals is changing their polarity, i.e., signal negation (14) According to (2), the signal value at any instant (knowing the initial condition of coder and decoder) is a function of the number of events transmitted and their type. By setting the AER router to interchange the addresses of positive and negative spikes, the signal at the decoder output is a negated version of the input signal (15) An example using a sine wave signal is shown in Fig. 6 .
C. Summation
Beyond these unary operations, arithmetic operations involving two or more signals are also required by generic systems. The fundamental arithmetic operation involving multiple signals is the summation of these signals: Again considering (2), the summation signal of operators is given by (17) where and are the number of positive and negative spikes, respectively, received from the th operand after the initial instant .
The chip results showing the summation of two sine wave signals and are shown in Fig. 7 , together with the decoder integrator output . The signal represents the ideal summation result. Subtraction operations may be performed by combining the summation and negation operations outlined above.
These basic operations may be combined to compute more complex computations in a programmable analog array. For example, the weighted sum operation commonly used in artificial neural networks (18) is a combination of summation and gain operations.
All of the operations above are performed using asynchronous spike event coded signals and by AER router and decoder programming. However, the range of possible computations is expanded when the communication scheme is combined with the functionality of the CABs [23] . For instance, if CABs were designed to perform logarithmic compression and exponential expansion, as in [1] , both multiplication and division can be implemented using the summation operation according to the logarithmic property (19) Since the AER protocol is used to transmit spike events, collisions during access to the channel are possible and a 1-persistent arbiter is used to resolve them. Collisions lead to an error in the summation process. This is studied in more detail in [19] . 
V. ANALOG VLSI IMPLEMENTATION
The spike event coder and decoder were implemented in a first chip for validation of the spike event coding scheme [24] . A second test chip, capable of performing computation in addition to communication, was implemented containing an array of four coders, four decoders and an AER router. A chip photograph of this second test chip is shown in Fig. 8 and a summary of the characteristics of this chip is presented in Table I .
In this section, we describe the spike event coder and decoder circuits implemented on both chips: comparators, spike generator, and integrators. The coder and decoder integrators are implemented using the same circuit design. The decoder LPF was implemented off-chip, using an offline digital filter.
A. Comparators
The comparators were implemented using a preamplifier followed by a decision circuit and an output buffer [25] . To provide the required , capacitive or resistive dividers can be used at the comparator input nodes. However, these dividers compromise the input impedance of the circuit.
Another method to provide is to implement offset comparators. Composite transistors can be used to provide the offset [26] ; however, this topology suffers from low input dynamic range. A programmable offset can also be generated by another preamplifier which provides a respective on the decision circuit input [27] . Both impedance dividers and offset comparators allow continuous resolution values to be used. In this implementation, both outputs and are generated by a compound comparator shown in Fig. 9 . Instead of using four preamplifiers, with two sensing the inputs and and two providing different offsets, we use only two xpreamplifiers.
The preamplifier outputs a differential current as the result of the comparison between and . Thus, the capacitive loads of these nodes are reduced by using only one preamplifier. The other preamplifier provides a differential current corresponding to the input voltage . The input to the decision circuit is and to is . The decision circuits speed up the comparison result. Finally, output buffers generate the digital outputs. Fig. 10 presents the schematics of the preamplifier, the decision and the output buffer schematic circuits implemented on chip. The preamplifier is a transconductance amplifier with two identical differential output currents at nodes and . The decision circuit is a positive feedback circuit and the output buffer is a self-biased amplifier [28] .
B. Spike Generator
The spike generator block can provide either a positive or a negative spike according to the output state of the comparator. and inputs and starts the handshaking signaling. After the handshaking protocol is completed, either a or pulse is generated using delay blocks for and .
When the error , a negative spike is transmitted. Similarly, a positive spike is generated when . Otherwise, no spikes are transmitted.
The spike generator block also includes programmable delay circuits for the generation of and time intervals. Fig. 11(a) is the block diagram of the spike generator and Fig. 11(b) shows an example of the signals behavior.
The control circuitry for this logic was implemented using a technique for the design of asynchronous digital circuits [29] . These spikes are transmitted across the channel using AER.
C. Integrators
We implemented the integrator block using a charge pump integrator as shown in Fig. 12 . A unipolar version of this type of circuit driving resistors is used in steering current cells of some digital-to-analog converters (DACs) [30] .
In this implementation, a spike with width is used in the integrator block to increment or decrement by . According to (6) the coder output spike frequency is a function of the magnitude of the input derivative and the coder integration step.
For an optimum performance, the tracking step is equal to the difference between the thresholds of the comparators. However, a design margin is required because of the random offsets present in the comparator due to process variations. For instance, setting , more output spikes will be needed for the feedback signal to track the input signal . Conversely, will oscillate for . Therefore, the designed tracking step is the same as given by (8) . The integrator circuit in Fig. 12 works as follows. When a negative spike arrives at the integrator input, the signal goes high for an interval , allowing currents and to flow in transistors and , respectively. Similarly, for the case of a positive spike arrival, transistors and provide Fig. 12 . Schematic of the integrator based on a charge pump technique. When a positive spike arrives, and turn on and and charges and discharges the capacitor , respectively, resulting in a voltage increment of given by (20) . For negative spikes, the complementary process decreases the capacitor voltage. In the absence of spikes, currents are drawn to low impedance nodes .
symmetrical operation with and signals. The resulting current that discharges or charges the integrating capacitor is given by (20) From (9), the designed integrator gain may be obtained. When there are no spikes, currents are driven to low impedance nodes through by setting the signal high.
The use of two different branches ( and or and ) to both charge and discharge the capacitor reduces charge injection on the integration nodes and [31] at the cost of doubling the power consumption required. If switches and ( and ) have the same dimensions, the charges injected from the gate to drain capacitance of the complimentary switches cancel each other.
According to (20) , the tracking step is a function of the bias current . Therefore, the gain operation described in Section IV-A is implemented setting different bias currents for coder and decoder integrators.
D. AER Channel
The AER protocol employs asynchronous transmission of digital words using a multiple access channel common to every transmitter and receptor in the array. The information transmitted has a unique identification (address) of either the coder or the decoder, depending on the implementation.
An AER router is responsible for distributing these events to the appropriate receivers using internal or external LUTs, for instance. In this paper, we use an external FPGA to route the spikes between coders and decoders. Because each coder transmits two types of spikes (positives and negatives), two different addresses were used in this work for each coder.
Spike collisions during access to the channel are possible and an arbiter is used to resolve them. In our implementation, spike collisions are resolved by a 1-persistent arbiter by queueing and transmitting successively all the spike events involved in the collision [19] . The effect of such collisions is an error in signal during the time the spikes are being recovered from the queue. Although the decoded value after the conflict resolution is correct, this temporary error causes distortion on the decoded waveform [19] .
VI. CHIP RESULTS
In this section, we present chip results to demonstrate the communication aspects of the event coding scheme. Measured chip results for the computation capabilities of the communication scheme were presented in Section IV and are shown in Figs. 5-7. Two different input signals were used to test the communication system: a speech signal and a sine wave.
A. Response to a Speech Signal
A speech signal sampled at 44.1 kSps with 8 bit resolution was used and the coder was designed to provide a resolution of 6 bits. The coder input signal , the decoder integrator output and the coder output spikes are shown in Fig. 13(a) . The same signals are presented in detail in Fig. 13(b) . This figure demonstrates the asynchronous nature of the communication scheme and the absence of coder output spikes when the signal is constant or when its change is smaller than .
B. Response to a Sine Wave
The resolution of the system was measured using a sine wave input signal with an amplitude of 2.0 and frequency of 20 Hz . The sine wave was sampled at 44.1 kSps and the coder was designed to provide a 4-bit resolution. A snapshot of the input and output signals is presented in Fig. 14(a) . Offline filtering results are shown in the Fig. 14(b) for a digital LPF with a cutoff frequency of 20 Hz, the same frequency as the input signal. and the low pass filter output (top). The low pass filter cutoff frequency is the same as the input signal. The frequency spectrum and of the filter input and output (bottom).
The total harmonic distortion (THD) and resolution of the system were measured using this sine wave input signal. The measured THD of the pre-filter signal is 26 dB which corresponds to a measured resolution of 4.04 bits. The measured THD of the post-filter output, with a filter cutoff frequency equal to , improves to 40 dB which corresponds to a measured resolution of 6.35 bits. This resolution improvement causes attenuation and phase shift of the signal. When the cutoff frequency is increased to 10 , the measured resolution is equal to 4.93 bits. The low pass filter cut-off of yields better resolution attributable to greater attenuation of harmonics due to the lower frequency pole of the low pass filter. The maximum resolution is mainly defined by mismatch and noise in the circuit implementation and may be improved in further work.
VII. DISCUSSION AND CONCLUSION
In this paper, we have presented a spike event coding scheme for communicating analog signals between CABs in a programmable analog array. The design methodology and circuit implementation of the communication scheme were presented together with results from fabricated chips.
In our method, spike events are transmitted asynchronously and power dissipation is dependent upon signal activity. No spike events are generated when the input signal is constant. This is in direct contrast to other pulse-based programmable analog arrays, [9] for example.
We have shown that the proposed communication scheme is capable of asynchronous transmission of analog signal information between CABs using the AER protocol. The use of spike event coding and the AER protocol allows time-sharing of the same physical channel between multiple CABs thereby avoiding an exponential increase in the number of analog connections-a limiting factor in the realization of large programmable analog arrays. Our system has an interconnect complexity of , whereas analog interconnect using crossbars and switch matrices have a complexity of [32] , [33] . The circuit area consumed by the implementation of crossbars and switch matrices increases as , while our architecture has a proportional increase in circuit area, increasing as . In other words, this architecture is more suitable to large arrays.
Spike events are essentially asynchronous and robust digital signals that are easy to route on shared channels, not only between CABs, but also between chips providing improved scalability. When extended to interchip communications the interconnect complexity is . We have demonstrated the intrinsic computation capability of the spike event coding scheme. This provides basic arithmetic operations essentially in the communication channel, without the need for additional CABs thereby enhancing the computing capability of a programmable analog array.
